
# Lab 3: Interval Timer


**ECEN 330** 

BYU Electrical & Computer Engineering
IRA A. FULTON COLLEGE OF ENGINEERING

#### BYU Electrical & Computer Engineering

IRA A. FULTON COLLEGE OF ENGINEERING






## BYU Electrical & Computer Engineering IRA A. FULTON COLLEGE OF ENGINEERING








This timer is very similar to the counters you made in ECEN 220, except:

- Very little I/O aside from the CPU bus = this hardware was made to be controlled from software
- Has more features

### **Looking Inside**

...from the commercial documentation...




### **Looking Inside**

...from the commercial documentation...

Table 4: Register Overview

Register Name		Address (hex)	Access Type	Default Value (hex)	Description
TCSR0		0x00	Read/Write	0x0	Control/Status Register 0
TLR0 Z		0x04	Read/Write	0x0	Load Register 0
TCR0		80x0	Read	0x0	Timer/Counter Register 0
TCSR1		0x10	Read/Write	0x0	Control/Status Register 1
TLR1		0x14	Read/Write	0x0	Load Register 1
TCR1		0x18	Read	0x0	Timer/Counter Register 1



## Remember we have 3 of these....

Address (hex)

0x00

0x04

80x0

0x10

0x14

0x18

TLR0

TCR0

TCSR1

TLR1

TCR1

Access Type Default Value (hex)

0x0

0x0

0x0

Read/Write

Read/Write

Read/Write

Read/Write

Read

Read

Description

Control/Status Register 0

Timer/Counter Register 0

Control/Status Register 1

Timer/Counter Register 1

Load Register 0

Load Register 1

## BYU Electrical & Computer Engineering IRA A. FULTON COLLEGE OF ENGINEERING

Address (hex) Access Type Default Value (hex)

0x0

0x0

Read/Write

Read/Write

Read/Write

Read/Write

Read

Read

0x00

0x04

0x08

0x10

0x14

0x18

TLR0

TCR0

TCSR1

TLR1

TCR1

Description


Control/Status Register 0

Timer/Counter Register 0

Control/Status Register 1

Timer/Counter Register 1

Load Register 1



Access Type Default Value (hex)

0x0

0x0

0x0

Read/Write

Read/Write

Read/Write

Read/Write

Read

Read

Description

Control/Status Register 0

Timer/Counter Register 0

Control/Status Register 1

Timer/Counter Register

Load Register 1

Address (hex)

0x04

0x08

0x10

0x14

0x18

TLR0

TCR0

TCSR1

TLR1

TCR1




Figure 6: Control/Status Register 0




Figure 7: Control/Status Register 1

#### Helpful snippet from the documentation:

- "Timer Control Status Register for timer/counter 0 (TCSR0) acts as the control and status register for the cascaded counter. TCSR1 is ignored in this mode.\*"
- "TCSR1 register is used only for loading the TLR1 register in cascade mode."

# BYU Electrical & Computer Engineering IRA A. FULTON COLLEGE OF ENGINEERING

		[	31	Reserved	ENALL TOINT ENITO ARHTO GENTO MDTO  12 11 10 9 8 7 6 5 4 3 2 1 0  CASC PWMA0 ENTO LOADO CAPTO UDTO	writereg (TCSRO,0x800)
				Figure 6: Control/Status	· ·	0.80 = 1000 0000
124	11	CASC	Read/Write	0	Enable cascade mode of time  0 = Disable cascaded operate  1 = Enable cascaded operate	tion
	7	ENT0	Read/Write	0	Enable Timer0 0 = Disable timer (counter h 1 = Enable timer (counter ru	alts) data=readReg(Tusko) uns) data=data   0x80;
	5	LOAD0	Read/Write	0	Load Timer0 0 = No load 1 = Loads timer with value in	wntereg (Tcsro,data)
(VIT	4	ARHT0	Read/Write	0	Auto Reload/Hold Timer0	data = data & ~(0x80)
لا	1	UDT0	Read/Write	0	Up/Down Count Timer0	<del>Gutta 2</del>

#### **BYU** Electrical & Computer **Engineering** IRA A. FULTON COLLEGE OF ENGINEERING





Figure 7: Control/Status Register 1



```
// You must configure the interval timer before you use it:
// 1. Set the Timer Control/Status Registers such that:
// - The timer is in 64-bit cascade mode
// - The timer counts up
// 2. Initialize both LOAD registers with zeros
// 3. Call the _reload function to move the LOAD values into the Counters void intervalTimer_initCountUp(uint32_t timerNumber);
```

```
// You must configure the interval timer before you use it:
// 1. Set the Timer Control/Status Registers such that:
// - The timer is in 64-bit cascade mode
// - The timer counts down
// - The timer automatically reloads when reaching zero
// 2. Initialize LOAD registers with appropriate values, given the `period`.
// 3. Call the _reload function to move the LOAD values into the Counters
void intervalTimer_initCountDown(uint32_t timerNumber, double period);
```


Ticks 2 Period (s)

BYU Electrical & Computer Engineering

IRA A. FULTON COLLEGE OF ENGINEERING

Pevrod (s) 32-bit [32-bit] Runt64+ ticks = 100 000 000 period

unt32\_t upper = ticks>>32; unt32\_t lower = ticks;



- "In Generate Mode, a timer interrupt is caused by the counter rolling over (the same condition used to reload the counter when ARHT is set to '1')."
- "The interrupt signals can be enabled or disabled with the ENIT bit in the TCSR."
- "The interrupt status bit (TINT) in the TCSR cannot be disabled and always reflects the current state of the timer interrupt."

6	ENIT0	Read/Write	0	Enable Interrupt for Timer0 Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag in TCSR0.  0 = Disable interrupt signal 1 = Enable interrupt signal	
8	TOINT	Read/Write	0	Timer0 Interrupt Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a '1'.  Read: 0 = No interrupt has occurred 1 = Interrupt has occurred  Write: 0 = No change in state of TOINT 1 = Clear TOINT (clear to '0')	

## BYU Electrical & Computer Engineering IRA A. FULTON COLLEGE OF ENGINEERING

### Enable/Disable

```
// Enable the interrupt output of the given timer.

void intervalTimer_enableInterrupt(uint8_t timerNumber);

// Disable the interrupt output of the given timer.

void intervalTimer_disableInterrupt(uint8_t timerNumber);
```

### Acknowledge

```
// Acknowledge the rollover to clear the interrupt output.
void intervalTimer_ackInterrupt(uint8_t timerNumber);
```

write 1 to TOINT

### Use Register Read/Write Helper Fcns

```
static uint32_t readRegister(uint8_t timerNumber, uint32_t offset);
static void writeRegister(uint8_t timerNumber, uint32_t offset, uint32_t value);
```

Use helper functions for all register reads/writes (like last lab)

### Except:

- Since we have 3 timers, the helper functions will take a "timerNumber" argument.
- Use this argument to choose the correct base address.